

Concurrent Cerise

A program logic for multi-core capability machine

June ROUSSEAU

Supervised by Lars Birkedal and Aïna Linn Georges

LogSem, Aarhus University, Denmark

2021

Formal methods on capability machine

Architecture security-oriented

- ▶ ~70% Microsoft security updates: memory safety
- ▶ Coarse-grained memory compartmentalization
- ▶ Capabilities Hardware-Enhanced RISC Instructions (CHERI)
- ▶ Arm Morello — Prototype January 2022

Formal methods

- ▶ Strong security guarantees
- ▶ Cerise: program logic & logical relation
- ▶ Huge gap between model and real-world machine

Outline

1. Context

- ▶ Capability machines
- ▶ Separation logic
- ▶ Motivations


2. Contributions

- ▶ Threat model
- ▶ Program logic
- ▶ Case study

3. Conclusion

Context

Capabilities machine



Hardware capability


- ▶ Usual CPU: everything is integer
- ▶ Capability machine: integer for arithmetic, capability for pointers
- ▶ Unforgeable token of authority

Representation

Capability (p, b, e, a)


$p \in \{\text{RO}, \text{RW}, \text{RWX}, \dots\}$	permission
$b \in \text{Addr}$	base address
$e \in \text{Addr}$	end address
$a \in \text{Addr}$	current address

Example sub-buffer




```
lea r1 [s-b]
store r1 42
lea r1 -[s-b]
subseg r1 b s
jmp radv
```

Example sub-buffer




```
lea r1 [s-b]      <---  
store r1 42  
lea r1 -[s-b]  
subseg r1 b s  
jmp radv
```

Example sub-buffer




```
lea r1 [s-b]
store r1 42      <---
lea r1 -[s-b]
subseg r1 b s
jmp radv
```

Example sub-buffer




```
lea r1 [s-b]
store r1 42
lea r1 -[s-b] <---
subseg r1 b s
jmp radv
```

Example sub-buffer



```
lea r1 [s-b]
store r1 42
lea r1 -[s-b]
subseg r1 b s <---
jmp radv
```

Example sub-buffer



```
lea r1 [s-b]
store r1 42
lea r1 -[s-b]
subseg r1 b s
jmp radv <---
```

Separation Logic in Iris

Iris: highly expressive framework for separation logic

Separation logic

- ▶ Logic of resources
- ▶ Separation conjunction *

 - ▶ exclusive ownership
 - ▶ disjoint resources

- ▶ Magic wand \rightarrow^*

$$P \triangleq (r_1 \Rightarrow_r (\text{RWX}, \text{init}, \text{end}, \text{init}) * \text{init} \mapsto_a 0)$$

Cerise

What is Cerise ?

Operational semantic

- ▶ semantic for capability machine ISA
- ▶ security properties

Program logic

- ▶ resource for machine registers and memory addresses
- ▶ program specification à la Hoare triples

Logical relation

- ▶ *safe-to-share*: transitive access to *safe-to-share* words
- ▶ *safe-to-execute*: execute safely in any *safe context*

Goal & Motivations

Motivations

- ▶ Single-core machine
- ▶ Concurrency orthogonal with security ?
- ▶ Reduce gap between formal model and real-world machine

Goal — Add concurrency

- ▶ Define threat model
- ▶ Update semantic, program logic, logical relation
- ▶ Case study
- ▶ Synchronization

Contributions

Assumptions


Model

- ▶ small ISA
- ▶ no virtual memory / page table
- ▶ sequentially consistent memory model


Sequentially consistent

- ▶ interleaving instructions
- ▶ non deterministic
- ▶ locally, behaves as sequential execution


Threat model




Threat model



Threat model




Threat model




Sub-buffer — Non concurrent

$$\left\{ \begin{array}{l} (i, r_0) \mapsto w_{adv} * \\ (i, r_1) \mapsto (RW, b, e, b) * \\ (\text{RWX}, \text{init}, \text{end}, \text{init}); [b, s) \mapsto [0 \dots 0] * \\ s \mapsto 0 * \\ [\text{init}, \text{end}) \mapsto \text{prog_instrs} \end{array} \right\}$$

$\overset{i}{\rightsquigarrow}$




$$\left\{ \begin{array}{l} (i, r_0) \mapsto w_{adv} * \\ (i, r_1) \mapsto (RW, b, \textcolor{red}{s}, b) * \\ w_{adv}; [b, s) \mapsto [0 \dots 0] * \\ s \mapsto \textcolor{red}{42} * \\ [\text{init}, \text{end}) \mapsto \text{prog_instrs} \end{array} \right\}$$




Sub-buffer — Non concurrent

$$\left\{ \begin{array}{l} (i, r_0) \mapsto w_{adv} * \\ (i, r_1) \mapsto (RW, b, e, b) * \\ (\text{RWX, init, end, init}); [b, s) \mapsto [0 \dots 0] * \\ s \mapsto 0 * \\ [\text{init, end}) \mapsto \text{prog_instrs} \end{array} \right\}$$

$\overset{i}{\rightsquigarrow}$




$$\left\{ \begin{array}{l} (i, r_0) \mapsto w_{adv} * \\ (i, r_1) \mapsto (RW, b, s, b) * \\ w_{adv}; [b, s) \mapsto [0 \dots 0] * \\ s \mapsto 42 * \\ [\text{init, end}) \mapsto \text{prog_instrs} \end{array} \right\}$$




Shared sub-buffer — Invariant

- I_{public} – only *safe-to-share* words
- I_{secret} – secret data




Shared sub-buffer — Invariant

- I_{public} – only *safe-to-share* words
- I_{secret} – secret data



Shared sub-buffer — Invariant


$$\begin{aligned} I_{public} &\triangleq \underset{a \in [b,s)}{\ast} \exists w, a \mapsto w * \mathcal{V}(w) \\ I_{secret} &= \text{secret data} \end{aligned}$$



Shared sub-buffer — Invariant

$$I_{public} \triangleq *_{a \in [b,s)} \exists w, a \mapsto w * \mathcal{V}(w)$$

$$I_{secret} \triangleq (s1 \mapsto 0 \vee s1 \mapsto secret_1) \wedge (s2 \mapsto 0 \vee s2 \mapsto secret_2)$$



Shared sub-buffer — Full specification

$$\boxed{I_{public}} * \boxed{I_{secret}} \vdash \left\{ \begin{array}{l} (i, r_0) \mapsto w_{adv} * \\ (i, r_1) \mapsto (RW, b, e, b) * \\ [init, end] \mapsto \text{prog_instrs} \end{array} \right. \right\}$$

\rightsquigarrow^i

$$\left\{ \begin{array}{l} (i, r_0) \mapsto w_{adv} * \\ w_{adv}; (i, r_1) \mapsto (RW, b, s, b) * \\ [init, end] \mapsto \text{prog_instrs} \end{array} \right. \right\}$$

Complete specification

- ▶ assume the previous specification for each core
- ▶ Fundamental Theorem Logical Relation (non-trivial)
- ▶ safely complete execution

Adequacy theorem → invariant on operational semantic

Conclusion

Further works

Synchronization

- ▶ Compare and Swap instruction
- ▶ Spinlock library
- ▶ Concurrently safe macro for dynamic allocation
- ▶ Scenario involving malloc

Other

- ▶ Other scenarios
- ▶ Pedagogical exercises to learn Cerise in Coq (WIP)

Summary and Future Work

Reason formally on multi-core capability machines

Summary

- ▶ Extend Cerise with concurrency
- ▶ Define the threat model
- ▶ Add synchronization mechanism
- ▶ Design, specify and prove case studies
- ▶ Mechanized and proved with Iris and Coq

Future work


- ▶ Relaxed memory model
- ▶ Real world ISA
- ▶ Virtual memory / Page tables
- ▶ Security properties, including interrupts/exceptions

Appendix

Hoare triples — Example load

$$\frac{\begin{array}{c} \text{ValidPC}(p_{pc}, b_{pc}, e_{pc}, a_{pc}) \\ \text{ValidLoad}(p, b, e, a) \quad \text{decode}(n) = \text{load } dst \text{ } src \end{array}}{\left\langle \begin{array}{l} (i, pc) \Rightarrow (p_{pc}, b_{pc}, e_{pc}, a_{pc}) * a_{pc} \mapsto n * \\ (i, dst) \Rightarrow - * (i, src) \Rightarrow (p, b, e, a) * a \mapsto w \end{array} \right\rangle \xrightarrow{i}} \\ \left\langle \begin{array}{l} (i, pc) \Rightarrow (p_{pc}, b_{pc}, e_{pc}, \textcolor{red}{a_{pc} + 1}) * a_{pc} \mapsto n * \\ (i, dst) \Rightarrow \textcolor{red}{w} * (i, src) \Rightarrow (p, b, e, a) * a \mapsto w \end{array} \right\rangle$$

Shared Sub-buffer — Invariant



$$I_{public} \triangleq \star_{a \in [p,s)} \exists w, a \mapsto w * \mathcal{V}(w)$$

$$I_{secret} \triangleq (s1 \mapsto 0 \vee s1 \mapsto secret_1) \wedge (s2 \mapsto 0 \vee s2 \mapsto secret_2)$$

Logical relation — Full definition

$$\begin{aligned}\mathcal{V}(w) & \triangleq \begin{cases} \mathcal{V}(z), \mathcal{V}(o, -, -, -) & \triangleq \text{True} \\ \mathcal{V}(E, b, e, a) & \triangleq \triangleright \Box \mathcal{E}(\text{RX}, b, e, a) \\ \mathcal{V}(\text{RW/RWX}, b, e, -) & \triangleq \mathbf{*}_{a \in [b,e]} \boxed{\exists w, a \mapsto w * \mathcal{V}(w)} \\ \mathcal{V}(\text{RO/RX}, b, e, -) & \triangleq \mathbf{*}_{a \in [b,e]} \exists P, \boxed{\exists w, a \mapsto w * P(w)} * \triangleright \Box (\forall w, P(w) \multimap \mathcal{V}(w)) \end{cases} \\ \mathcal{E}(w) & \triangleq \forall i \text{ reg}, \left\{ (i, w); \mathbf{*}_{\substack{i=j \\ r \neq pc}} ((j, r); v) \in \text{reg}, (j, r) \mapsto v * \mathcal{V}(v) \right\} \rightsquigarrow^i \bullet\end{aligned}$$

Spinlock

Principle

- ▶ prevent concurrent access to a critical section
- ▶ loop and try acquire the lock since available

Acquire

```
; r0 -> capability pointing to the lock state
loop:
    mov r3 0
    cas r0 r3 1
    jnz r3 [loop]
end:
```

Spinlock

Specification — Acquire

$$[(a_{acquire}, e_{acquire}) \mapsto \text{instrs}_{acquire} * \text{is_lock } \gamma \text{ } a_{lock} \text{ } P]$$

$$\vdash \left\{ \begin{array}{l} (i, PC) \Rightarrow (\text{RWX}, b_{pc}, e_{pc}, a_{acquire}) * \\ (i, r_0) \Rightarrow (p_{lock}, b_{lock}, e_{lock}, a_{lock}) * [\dots] \end{array} \right\} \xrightarrow{i} \left\{ \begin{array}{l} (i, PC) \Rightarrow (\text{RWX}, b_{pc}, e_{pc}, e_{acquire}) * \\ (i, r_0) \Rightarrow (p_{lock}, b_{lock}, e_{lock}, a_{lock}) * [\dots] * \\ \textcolor{red}{P * \text{locked } \gamma} \end{array} \right\}$$

Specification — Release

$$[(a_{release}, e_{release}) \mapsto \text{instrs}_{release} * \text{is_lock } \gamma \text{ } a_{lock} \text{ } P]$$

$$\vdash \left\{ \begin{array}{l} (i, PC) \Rightarrow (\text{RWX}, b_{pc}, e_{pc}, a_{release}) * \\ (i, r_0) \Rightarrow (p_{lock}, b_{lock}, e_{lock}, a_{lock}) * \\ \textcolor{red}{P * \text{locked } \gamma} \end{array} \right\} \xrightarrow{i} \left\{ \begin{array}{l} (i, PC) \Rightarrow (\text{RWX}, b_{pc}, e_{pc}, e_{release}) * \\ (i, r_0) \Rightarrow (p_{lock}, b_{lock}, e_{lock}, a_{lock}) \end{array} \right\}$$

Operational Semantic

Model N-cores capability machine

i	\in	\mathcal{N}	\triangleq	$\{i \mid i \in \mathbb{N} \wedge i < N\}$
m	\in	Mem	\triangleq	$\text{Addr} \rightarrow \text{Word}$
reg	\in	Reg	\triangleq	$(\mathcal{N} \times \text{RegName}) \rightarrow \text{Word}$
\mathcal{C}	\in	CoreState	$::=$	Running Halted Failed
\mathcal{E}	\in	ExecState	\triangleq	$\mathcal{N} \rightarrow \text{CoreState}$
φ	\in	Conf	\triangleq	$\text{ExecState} \times \text{Reg} \times \text{Mem}$

Operational Semantic

Reduction relation

- ▶ per-core reduction:

$$(\text{CoreState} \times \text{Reg} \times \text{Mem}) \xrightarrow[\text{core}]{i} (\text{CoreState} \times \text{Reg} \times \text{Mem})$$

- ▶ configuration reduction

$$\frac{(s, r, m) \xrightarrow[\text{core}]{i} (s', r', m')}{(\mathcal{E}[i \mapsto s], r, m) \xrightarrow[\text{conf}]{\quad} (\mathcal{E}[i \mapsto s'], r', m')}$$

Example: load $r_1 r_2$

$$\frac{\begin{array}{l} reg(i, r_2) = (p, b, e, a) \quad \text{ValidLoad}(p, b, e, a) \\ mem(a) = w \quad reg' \triangleq \text{updPC}(reg(i, r_1) \mapsto w) \end{array}}{(\text{Running}, reg, mem) \xrightarrow[\text{core}]{i} (\text{Running}, reg', mem)}$$

Program Logic

Syntax

$P, Q \in iProp ::=$	
$\top \perp P \wedge Q \dots$	HOL
$ P * Q P \multimap Q$	separation logic
$ [\varphi] \Box P \triangleright P$	iris features
$ \boxed{P}$	iris invariant
$ a \mapsto w (i, r) \Rightarrow w$	machine resources
$ \langle P \rangle \xrightarrow{i} \langle s. Q \rangle \{P\} \rightsquigarrow^i \{s. Q\} \{P\} \rightsquigarrow^i \bullet$	program logic

Program Logic

Program specification

$\langle P \rangle \xrightarrow{i} \langle s. Q \rangle$	single instruction
$\{P\} \rightsquigarrow^i \{s. Q\}$	code fragment
$\{P\} \rightsquigarrow^i \bullet$	complete safe execution.

Sequencing rule

Compose the specification together

$$\frac{\{P\} \rightsquigarrow^i \{Q\} \quad \{Q\} \rightsquigarrow^i \{R\}}{\{P\} \rightsquigarrow^i \{R\}}$$

Logical Relation

Capture semantic properties of the language

Overview Definition

$$\begin{aligned}\mathcal{V}(w) & \triangleq \begin{cases} \mathcal{V}(z), \mathcal{V}(o, -, -, -) & \triangleq \text{True} \\ \mathcal{V}(\text{RW/RWX}, b, e, -) & \triangleq \star_{a \in [b,e]} \exists w, a \mapsto w * \mathcal{V}(w) \\ \mathcal{V}(E, b, e, a) & \triangleq \triangleright \square \mathcal{E}(\text{RX}, b, e, a) \\ \mathcal{V}(\text{RO/RX}, b, e, -) & \triangleq - \end{cases} \\ \mathcal{E}(w) & \triangleq \forall i \{w; \text{any } \textit{safe context}\} \rightsquigarrow^i \bullet\end{aligned}$$

FTLR

Fundamental Theorem of Logical Relation

$$\forall w, \mathcal{V}(w) \Rightarrow \mathcal{E}(w)$$